E
pG
G >F >F U ?{Gz? Top Route2 Route3 Route4 Route5 Route6 Route7 Route8 Route9
Route10 Route11 Route12
Route13 Route14 Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 22 dxf 34 tDocu 43 bDocu 56 tGND_GNDA 65 bGND_GNDA [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values d Muster ee Bemassung
200bmp Descript SMDround
OrgLBR N < picogate M
PICOGATE7 IC 1G04 6 -DC < 6 -DB < - Ȝ G$1 7 IC 1G14 6 -DC < 6 -DB < - G$1 7 IC 1G86 6 -DC < 6 -DB < - G$1 7 IC (1G00 6 -DC < 6 -DB < - G$1 7 IC <1G02 6 -DC < 6 -DB < - G$1 7 IC O1G08 6 -DC < 6 -DB < - G$1 7 IC b1G32 6 -DC < 6 -DB < - G$1 7 IC t1G125 6 -DC < 6 -DB < - G$1 7 IC 1G80 6 DBV < 6 DCK < - (# H G$1 7 IC 3G07 6 DCT < "12! - kI
A - ȵ B - hk C 7 IC 1G74 6 DCT < #"&%!$ - 0 Ȝ P - 8c
G$1 7 IC 11G07 6 -DB < 6 -DC < - 0
G$1 7 IC J1G79 6 -DB < 6 -DC < - G$1 PICOGATE -6 NOT , @ 9 I , A O " 3^Ȝp ) " 1^) Ȝ9 " 2^Ȝ9Ȝp 1 _ r " >NAME 1 `Ԕ p " >VALUE, @ 8c ) VDD , @ 8c Xe GND -- XOR , @ X8c I0 , @ XȜI1 , @ O " ^1 p ,kp " ^1 9,k9 " ^98c ,k8c " ^9Ȝ,kȜ " ^2 p
: 0" ^2 91 _) ޏ " >NAME 1 `p " >VALUE" ^,k p s,k9 " ^9p A99, @ 8c ) VDD , @ 8c XU GND -- NAND , @ X8c I0 , @ XȜI1 , A O " 3^9p 99 " ^998c 9 1 _) .h " >NAME 1 `p p " >VALUE" "^8c p 9p " ^8c p 8c 9 |, @ ) VDD , @ XU GND -6 NOR , A O , @ s8c I0 , @ sȜI1 " "^dp Xp " "^d9X9 " 3^X8c 8c " 3^XȜȜ " ^bp
:Ư& 0" ^b 9&1 _H ޏ " >NAME 1 `8c 4 " >VALUE" 3^Xp X9 , @ ) VDD , @ XU GND -- AND , @ X8c I0 , @ XȜI1 , @ O " 3^9p 99 " ^998c 9 1 _) r " >NAME 1 `p \ " >VALUE" "^8c p 9p " ^8c p 8c 9 |, @ ) VDD , @ XU GND -c OR , @ O , @ s8c I0 , @ sȜI1 " ^dp Xp " ^d9X9 " ^X8c 8c " ^XȜȜ " ^bp
:Ư& 0" ^b 9&1 _ .h " >NAME 1 `8c \ " >VALUE" ^Xp X9 , @ ) VDD , @ XU GND
-- BUFFER , @ X8c IN , @ ) OUT " 0^p 9p , A XȜ #OE , @ Xe VSS , @ ) VDD " 0^9p 99 " 2^99p 1 _; 8c " >NAME 1 `; " >value -6 s , @ 9 I , A O " 0^Ȝp ) " 0^) Ȝ9 " 0^Ȝ9Ȝp 1 _ " >NAME 1 ` @a" >VALUE, @ 8c ) VDD , @ 8c Xe GND " ^' tE tE " ^ tE (tE " ^(tE (P " ^(PxP " ^ tE tE " ^ tE P " ^ PP 6 " 2^X) 8c ) " 3^8c ) 8c Ȝ " 1^8c ȜXȜ " 0^XȜX) , @ Ȝ VCC , @ Ȝ9U GND , sp D , p 8c -Q , s CLK 1 _ D" >Name 1 ` 9" >value -6 , @ 9 IN , @ OUT " 0^) tE " 0^ tE Ȝp , @ 8c Xe VSS , @ 8c ) VDD " 0^Ȝp Ȝ9 " 0^Ȝ9 " 0^ ) 1 _ 8c " >NAME 1 ` " >value" 2^ tE
-1 , @ X IN , @ ) OUT " 0^p ; tE " 0^; tE 9p " 0^9p 99 " 0^99; " 0^; p 1 _; 8c " >NAME 1 `; " >value" 2^; xX; tE -' PWRN , @ Xe GND , @ ) VCC 1 _22" >NAME 1 _jJ GND 1 _jJ 8c VCC 66 , sQ CLR , sp D , sȜ CLK , PRE , p Q , Ȝ Q\ " "^XX) X " 3^) X) ) " ^) ) X) " ^X) XX 1 _8c " >NAME 1 `8c XQ " >VALUE -- DTYPE-Q " 2^9p p p " 3^p p p 9 " 1^p 999 " 0^999p , @ ) VCC , @ XU GND , X8c D , ) -Q , XȜ CLK 1 _$m }" >Name 1 `$m X" >value ; ر PICOGATE
kb " 0J 0 J { " 00 J 0 { " 00 { " 0J { + (# p 5 + d (# p 4 + p 1 + p 2 + d p 3 1 0 >NAME 1 g 0 >VALUE" 06 f{1 Њ 1 `R 1( " Ja N< Ja { " N< Ja N< { " N< { " Ja { + 3 p 5 + % 3 p 4 + p 1 + p 2 + % p 3 1 ( >NAME 1 w ć( >VALUE J; @SSOP-8+ 1 + 2 + d 3 + 2 4 + 2 N 5 + d N 6 " 2DK " 3K K `m " 1K `m D`m + N 7 + N 8 1 hl"( >NAME 1 p >VALUE& ȵ8 & Hq 1 c 1 X; gMSOP-8" 0PF v PF ܍ " 2PF ܍܍ " 3܍ v " 1 v PF v + ȵp 1 + Nȵp 2 + ȵp 3 + & ȵp 4 + & 8J p 5 + 8J p 6 + N8J p 7 + 8J p 8 1 >NAME 1 p >VALUE1 P[0 1 Single Inverter Single Schmitt Inverter gate Two Input XOR gate Two input NAND gate Two Input NOR gate Two Input AND gate Two Input OR gate Single Tri-state buffer with enable Single D type clock, data and inverted o/p Triple open collector/drain driver in SSOP Single gate D type full clock, dat, pre, clr, and two phase output Single Open Drain buffer Single D type clock, data and normal o/p SCHMITT-NOT DTYPE-NOTQ BUFFER-OC-PWR BUFFER-OC DTYPE-FULL
TI/NXP (was Philips) Picogates
SN74A*1Gxx family single gates
Version 2.0 24th June 2010
Created by Paul Carpenter of PC Services, Reading, UK., updates to this library can also be obtained from the PC Services website
www.pcserviceselectronics.co.uk
Contains definitions for mainly dual source picogates (one gate per device) check the datasheets first.
Most devices can be powered as 3V or 5V or other voltages.
Tables of Devices supported
Parallel Bus
| Part Number |
Library Name |
Function |
Package |
| 74*1G00 |
1G00 |
Two input NAND |
SOT23-5
SOT353-5 |
| 74*1G02 |
1G02 |
Two Input NOR |
SOT23-5
SOT353-5 |
| 74*1G04 |
1G04 |
Single INVERTER |
SOT23-5
SOT353-5 |
| 74*1G07 |
1G07 |
Single Open-Drain BUFFER |
SOT23-5
SOT353-5 |
| 74*1G17 |
1G07 |
Single Open-Drain BUFFER |
SOT23-5
SOT353-5 |
| 74*3G07 |
3G07 |
Triple Open-Drain BUFFER |
SSOP-8 |
| 74*1G08 |
1G08 |
Two input AND |
SOT23-5
SOT353-5 |
| 74*1G14 |
1G14 |
Single Schmitt INVERTER |
SOT23-5
SOT353-5 |
| 74*1G32 |
1G32 |
Two Input OR |
SOT23-5
SOT353-5 |
| 74*1G74 |
1G74 |
Single D type with Preset and Clear, dual output |
MSOP-8 |
| 74*1G79 |
1G79 |
Single D type normal o/p |
SOT23-5
SOT353-5 |
| 74*1G80 |
1G80 |
Single D type inverted o/p |
SOT23-5
SOT353-5 |
| 74*1G86 |
1H86 |
Two Input XOR |
SOT23-5
SOT353-5 |
| 74*1G125 |
1G125 |
Single Tri-State BUFFER |
SOT23-5
SOT353-5 |
SOT353/5 SOT353-5/SC70-5 package SOT-23/5 SOT23/5 pinout SSOP-8 - 4 x 3 mm pin pitch 0.65mm MSOP-08 0.65mm pitch body 2.8 x 3mm pin to pin end width 4mm ař