C
E pG G >F >F ?{Gz? Top Route2 Route3 Route4 Route5 Route6 Route7 Route8 Route9
Route10 Route11 Route12
Route13 Route14 Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 22 dxf 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values d Muster ee Bemassung
200bmp Descript SMDround
OrgLBR 1 ` picogate 0 PICOGATE7 IC AHC04 6 -DC < 6 -DB < - Ȝ G$1 7 IC AHC14 6 -DC < 6 -DB < - G$1 7 IC AHC86 6 -DC < 6 -DB < - G$1 7 IC AHC00 6 -DC < 6 -DB < - G$1 7 IC AHC02 6 -DC < 6 -DB < - G$1 7 IC /AHC08 6 -DC < 6 -DB < - G$1 7 IC BAHC32 6 -DC < 6 -DB < - G$1 7 IC TAHC1256 -DC < 6 -DB < - G$1 _ PICOGATE ^p NOT , @ 9 I , A O " ^Ȝp ) " ^) Ȝ9 " ^Ȝ9Ȝp 1 _p | " >NAME 1 `p 9" >VALUE, @ 8c p VDD , @ 8c 9U GND -- XOR , @ X8c I0 , @ XȜI1 , @ O " ^1 p ,kp " ^1 9,k9 " ^98c ,k8c " ^9Ȝ,kȜ " ^2 p
: 0" ^2 91 _9> " >NAME 1 `9X" >VALUE" ^,k p s,k9 " ^9p A99, @ 8c ) VDD , @ 8c XU GND -6 NAND , @ s8c I0 , @ sȜI1 , A O " ^Xp X9 " ^X98c 9 1 _X> " >NAME 1 `XX" >VALUE" ^8c p Xp " ^8c p 8c 9 |, @ 8c ) VDD , @ 8c XU GND -6 NOR , A O , @ s8c I0 , @ sȜI1 " ^dp Xp " ^d9X9 " ^X8c 8c " ^XȜȜ " ^bp
:Ư& 0" ^b 9&1 _X> " >NAME 1 `XX" >VALUE" ^Xp X9 , @ ) VDD , @ XU GND -6 AND , @ s8c I0 , @ sȜI1 , @ O " ^Xp X9 " ^X98c 9 1 _X> " >NAME 1 `XX" >VALUE" ^8c p Xp " ^8c p 8c 9 |, @ 8c ) VDD , @ 8c XU GND -6 OR , @ O , @ s8c I0 , @ sȜI1 " ^dp Xp " ^d9X9 " ^X8c 8c " ^XȜȜ " ^bp
:Ư& 0" ^b 9&1 _X> " >NAME 1 `XX" >VALUE" ^Xp X9 , @ ) VDD , @ XU GND -pp BUFFER , @ X8c IN , @ p OUT " ^8c Ȝ " ^Ȝ 9p , A XȜ #OE , @ Ȝ9E VSS , @ Ȝp VDD " ^9p 99 " ^99Ȝ " ^Ȝ8c 1 _ 8c " >NAME 1 `p " >value" ^Ȝ Ȝp " ^ȜȜ9 P PICOGATE
lb " J 0 J { " 0 J 0 { " 0 { " J { + @# p 5 + @# p 4 + p 1 + d p 2 + p 3 1 0 >NAME 1 g 0 >VALUE" 6 f{1 Њ 1 `R " Ja N< Ja { " N< Ja N< { " N< { " Ja { + 3 p 5 + % 3 p 4 + p 1 + p 2 + % p 3 1 ( >NAME 1 w ć( >VALUEz Single Inverter Single Schmitt Inverter gate Two Input XOR gate Two input NAND gate Two Input NOR gate Two Input AND gate Two Input OR gate Single Tri-state buffer with enable
TI/NXP (was Philips) Picogates
SOT353-5 and SOT23-5 package SN74AHC1GxxGW or SN74AHCT1GxxGW family single gates
Version 1.0 30th April 2007
Created by Paul Carpenter of PC Services, Reading, UK., updates to this library can also be obtained from the PC Services website
www.pcserviceselectronics.co.uk
Contains definitions for mainly dual source picogates (one gate per device) check the datasheets first.
Most devices can be powered as 3V or 5V.
Tables of Devices supported
Parallel Bus
| Part Number |
Library Name |
Function |
| 74AHC[T]1G00 |
AHC00 |
Two input NAND |
| 74AHC[T]1G02 |
AHC02 |
Two Input NOR |
| 74AHC[T]1G04 |
AHC04 |
Single INVERTER |
| 74AHC[T]1G08 |
AHC08 |
Two input AND |
| 74AHC[T]1G14 |
AHC14 |
Single Schmitt INVERTER |
| 74AHC[T]1G32 |
AHC32 |
Two Input OR |
| 74AHC[T]1G86 |
AHC86 |
Two Input XOR |
| 74AHC[T]1G125 |
AHC125 |
Single Tri-State BUFFER |
SOT353/5 SOT-23/5 SOT23/5 pinout V